

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/015,030	12/11/2001	Philip David Steiner	026-0013	6289		
22120	7590 09/01/2006		EXAM	EXAMINER		
	O'BRIEN GRAHAM L	TSE, YOU	TSE, YOUNG TOI			
7600B NOR SUITE 350	TH CAPITAL OF TEXAS	ART UNIT	PAPER NUMBER			
AUSTIN, T	78731		2611			
			DATE MAILED: 09/01/200	6		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	No.	Applicant(s)			
		10/015,030		STEINER ET AL.			
	Office Action Summary	Examiner		Art Unit			
		YOUNG T. T	SE	2611			
Period fo	The MAILING DATE of this communication or Reply	n appears on the c	over sheet with the	correspondence ad	dress		
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR RICHEVER IS LONGER, FROM THE MAILIN nsions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communicatio period for reply is specified above, the maximum statutory pre to reply within the set or extended period for reply will, by sreply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS FR 1.136(a). In no event, on. beriod will apply and will ex statute, cause the applica	COMMUNICATIO however, may a reply be til xpire SIX (6) MONTHS from tion to become ABANDONE	N. mely filed the mailing date of this co			
Status							
2a)⊠	Responsive to communication(s) filed on This action is FINAL . 2b) Since this application is in condition for all closed in accordance with the practice uncondition.	This action is non lowance except for	r formal matters, pr		e merits is		
Disposit	ion of Claims						
5) □ 6) ⊠ 7) ⊠ 8) □ Applicat 9) □ 10) □	Claim(s) 1-43 is/are pending in the applicated 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1, 3-5, 9-16, 18-37 and 39-43 is/a Claim(s) 2,6-8,17 and 38 is/are objected to Claim(s) are subject to restriction a sion Papers The specification is objected to by the Example the drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the path of the oath or declaration is objected to by the oath or declaration is objected to be the oath of the oath	hdrawn from cons are rejected. o. and/or election req miner. accepted or b) or the drawing(s) be lorrection is required	uirement. objected to by the held in abeyance. Se if the drawing(s) is ob	e 37 CFR 1.85(a). ojected to. See 37 CF			
Priority ı	under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
2)	et(s) Dee of References Cited (PTO-892) Dee of Draftsperson's Patent Drawing Review (PTO-948) The mation Disclosure Statement(s) (PTO-1449 or PTO/S The No(s)/Mail Date	B/08) 5) Interview Summary Paper No(s)/Mail D) Notice of Informal I) Other:		D-152)		

DETAILED ACTION

Response to Arguments

- 1. Applicant's arguments, see pages 6-7, filed June 16, 2006, with respect to claims
- 2, 6 and 7 have been fully considered and are persuasive. The rejection of claims 2, 6
- and 7 has been withdrawn.
- 2. Applicant's arguments filed June 16, 2006 have been fully considered but they are not persuasive.

Regarding claim 1, the Applicants argue that the difference signals, decision threshold signals, and decision circuit output signals of Loinaz fail to teach or suggest signal strength, signal strength threshold levels, or indications as claimed and does not teach or suggest determining a count value according to an indication of a comparison of signal strength of a plurality of data bits of an input data stream to a signal strength threshold level, as required by claim 1.

Regarding claim 28, The Applicants argue that the difference signals, decision threshold signals, and decision circuit output signals of Loinaz fail to teach or suggest signal strength, signal threshold levels, or indications as claimed and does not teach or suggest determining that a loss-of-signal condition exists if a predetermined number of the plurality of data bits have a signal strength below the signal threshold level, as required by claim 28.

Regarding claim 29, the Applicants argue that the difference signals, decision threshold signals, and decision circuit output signals of Loinaz fail to teach or suggest

Art Unit: 2611

signal strength, threshold signal strength levels, or indications as claimed and does not teach or suggest asserting a loss-of-signal indication if a number samples, over a predetermined time period, have a signal strength less than the threshold signal strength level, is more than a predetermined value, as required by amended claim 29.

Regarding claim 30, the Applicants argue that the difference signals, decision threshold signals, and decision circuit output signals of Loinaz fail to teach or suggest signal strength magnitude, signal strength threshold levels, or indications as claimed and does not teach or suggest a counter circuit coupled to count according to an output of the sample circuit, as required by claim 30.

Regarding claim 42, the Applicants argue that the difference signals, decision threshold signals, and decision circuit output signals of Loinaz fail to teach or suggest signal strength magnitude or signal strength threshold levels as claimed and does not teach or suggest means for determining that the loss-of-signal condition exists if a predetermined number of the data bits have a signal strength magnitude below the signal threshold level, as required by claim 42.

Regarding claim 43, the Applicants argue that the difference signals, decision threshold signals, and decision circuit output signals of Loinaz fail to teach or suggest signal strength magnitude, a threshold signal strength level, or indication as claimed and does not teach or suggest means for asserting a loss-of-signal indication if a number of samples having signal strength less than the threshold signal strength level is less than a predetermined value, as required by claim 43.

Art Unit: 2611

Regarding independent claims 1, 28-30 and 42-43, although Loinaz does not explicitly show or suggest that the input data 102 and the decision threshold 304 shown in Figure 3 of the LOS detector 300 include signal strength, magnitude and threshold signal strength level, inherently, voltage values or levels used to represent digital signals include signal strength or magnitude or threshold signal strength level, for example, if a logic "0" in the input data signal corresponds to a signal level of 0 volts and if a logic "1" corresponds to a signal level of 5 volts, then typical values of the main and auxiliary decision threshold signals would be 2.5 and 3.0 volts, respectively, with Δ =0.5V. See col. 4, lines 46-50. Therefore, the differential amplifier(s) 308 compares the signal strength or magnitude of the input data 102 and the signal strength level of the decision threshold 304.

Regarding claim 1, comparing signal strength of a plurality of data bits (1's and 0's) of the input data 102 to a signal strength threshold level of the decision threshold 304 by the differential amplifiers 308 and generating an indication thereof by the XOR gate 317; determining a count value by the counter 321 according to the indication; and generating a loss-of-signal indication 136 by the OR gate 315 according to the count value. Therefore, Loinaz discloses all the claimed limitations as recited in claim 1.

Regarding claim 28, as discussed in claim 1 above, determining the loss-of-signal condition by the OR gate 315 is based on a predetermined number of the plurality of bits (1's and 0's) of the signal strength of the input data 102 compared with the signal strength level of the decision threshold 304 by the differential amplifiers 208. Therefore, Loinaz discloses all the claimed limitations as recited in claim 28. Also see claim 42,

Application/Control Number: 10/015,030

Art Unit: 2611

the claimed subject matter of claim 42 is similar to claim 28 for the same reasons set forth described in claim 28. Therefore, Loinaz discloses all the claimed limitations as recited in claim 42.

Page 5

Regarding claim 29, asserting or de-asserting the loss-of-signal indication by the OR gate 315 is based on a number samples by the flip-flop circuits 312, over a predetermined time period compared by the differential amplifiers 308 of the signal strength of the input data 102 with the signal strength level of the decision threshold 304, is more then a predetermined value. See col. 5, lines 4-10. Therefore, Loinaz discloses all the claimed limitations as recited in claim 29. Also see claim 43, the claimed subject matter of claim 43 is similar to claim 29 for the same reasons set forth described in claim 29. Therefore, Loinaz discloses all the claimed limitations as recited in claim 43.

Regarding claim 30, the counter circuit 321 is coupled to the outputs of the sample circuits 312. Therefore, Loinaz discloses all the claimed limitations as recited in claim 30.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States

Art Unit: 2611

only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1, 3-5, 9-10, 14-16, 18-35, 37 and 39-43 are rejected under 35 U.S.C. 102(e) as being anticipated by Loinaz et al. US 6,377,082 B1 (hereinafter "Loinaz").

Loinaz discloses a loss-of-signal (LOS) detector circuit in Figure 3 for use in a clock and data recovery circuit shown in Figure 1. In Figure 3, the LOS detector circuit comprises a transition detector 301 and an inconsistency detector 303 for detecting data bits of an input data 102 with decision thresholds to a logic circuit 315 for generating LOS indication.

With respect to claims 1, 28-31 and 42-43, the operation of comparing signal strength of the plurality of data bits of the input data stream 102 to a signal strength threshold level to generate an indication thereof and determining a count value according to the indication can be performed either by the transition detector 301 (see column 2, lines 9-20) or the inconsistency detector 303 (see column 4, line 35 to column 5, line 11); the operation of generating the LOS indication according to the count value is performed by the logic circuit 315.

With respect to claims 3, 14 and 39, the operation of sampling the input data stream 102 is performed by the D Flip-Flops or counters 312. Although Loinaz does not explicitly show or suggest that the sampling rate of the recovered clock 128 from the voltage controlled oscillator (VCO) 126 of the clock and data recovery circuit of Figure 1 is below or higher than the data rate of the input data stream 102, it is well known to a person skill in the art to recognize that the frequency of the VOC 126 within a phase

Application/Control Number: 10/015,030

Art Unit: 2611

locked loop (PLL) circuit is sometimes frequency divided/multiplied by an integer value of a divider/multiplier for frequency integrating/interpolating the sampling rate of the oscillation frequency.

With respect to claims 4 and 18, the LOS indication 136 is compared by the logic circuit 135 between the count value generated by the counter 321 and a threshold count, which is generated by the transition detector 301.

With respect to claims 5, 23 and 40-41, although Loinaz does not explicitly show or suggest that the threshold count is programmable, it is the choice of design to determine whether the threshold count is a fixed threshold count or programmable by other devices.

With respect to claims 32-34, the threshold count is variable or increases when the LOS indication is asserted because the transition detector 301 detects transitions in a specified time period.

With respect to claims 9-10, the logic circuit 317 latches a first value in the register 312 when the signal strength of a data bit of the input data stream 102 is above the signal strength threshold level 304 (main) and latches a second value in the register 312 when the signal strength of the data bit 102 is below the signal strength threshold level 304 (Aux), wherein the amplifiers 308 provide the amplification signals to the registers 312.

With respect to claims 15-16 and 37, the logic circuit 317 is coupled to the registers 312 and provides a count control signal to the counter 321 to determine the count value having signal strength above or below the decision threshold 304.

Application/Control Number: 10/015,030

Art Unit: 2611

With respect to claims 19-22 and 24-26, the transition detector 301 (or 201 shown in Figure 2) detects a stuck-at-one or a stuck-at-zero condition. The transition detector 301 is a logic circuit that samples the input data signal 102 using the recovered clock signal 128 and counts the number of 0-to-1 and 1-to-0 transitions occurred in a specified time period. See column 2, lines 9-16. Although Loinaz does not explicitly show or suggest that the comparing is performed for each of four phases of a clock before a decision is made that the LOS condition exists, it is inherent and well known to a person skill in the art to know that the recovered clock 128 is controlled the VCO circuit 126 of the PLL circuit in Figure 1, wherein the phase detector 120 of the PLL circuit detects the incoming frequency and the feedback frequency a certain period of

Page 8

With respect to claim 27, the decision threshold(s) is defined by an analog signal on an input terminal of the amplifiers 308.

time until the phases are locked in order generate to a recovered clock signal.

With respect to claim 35, wherein the sampling circuits 306 include amplifiers 308 for amplifying the input data stream 102 and the offset of the main and auxiliary decision thresholds.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 7. Claims 11-13 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Loinaz et al. as applied to claims 1, 9-10 and 30 above in view of Coffey et al. US 6,492,929 B1 (hereinafter "Coffey").

Loinaz fails to show or suggest that the offset of the decision thresholds 304 supplied to the amplifiers 308 comprises a first portion of a digital value indicative of the offset is supplied to a first DAC and a second portion of the digital value is supplied to a second DAC, the offset being formed from outputs of the first and second DACS, wherein at least a portion of the value supplied to the first and second DACS overlap, as recited in claims 11-13 and 36.

Coffey discloses a signal comparison and level change detection circuit in Figure 5 comprising two comparators or amplifiers 20 and 22 for comparing an input signal with an upper threshold value and a lower threshold value, respectively to generate a time interval or a timing recovery signal to time circuitry at stage 4 of Figure 3 via a threshold transition and direction logic circuit at stage 3. As shown in Figure 5, a first portion of a

digital count value outputted from the counter 28 is supplied to a first D-to-A converter 24 to generate the upper threshold lever and a second portion of the digital count value is supplied to a second D-to-A converter 26 to generate the lower threshold level to the comparators 20 and 22,respectively, wherein at least a portion of the count value supplied to the first and second D-to-A converters overlap.

Therefore, it would have been obvious to one of ordinary skill in the art to include two digital to analog converters internal or external to Loinaz's inconsistency detector 303 for converting a digital value into two analog threshold levels as taught by Coffey in order to generate an offset of the upper and lower threshold levels to the comparators or amplifiers 308 for generating timing recovery clock signals prior the determination of the LOS indication.

Allowable Subject Matter

8. Claims 2, 6-8, 17 and 38 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Abidin et al. discloses a loss-of-signal detector comprising a comparator to cancel an offset level between an input branch and a threshold branch.

Application/Control Number: 10/015,030 Page 11

Art Unit: 2611

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to YOUNG T. TSE whose telephone number is (571) 272-3051. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jay Patel can be reached on (571) 272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/015,030 Page 12

Art Unit: 2611

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

OUNG T. TSE
Primary Examiner